

SPI NAND Flash Datasheet

3.3V Serial NAND Flash Memory

Contents

1	Introduction	1
1.1	Features	1
1.2	General Description	2
1.3	Memory Mapping Diagram	3
1.4	ECC Protection and Spare Area	4
1.5	Pin Configuration	5
2	Device Operation	6
2.1	SPI Mode.....	6
2.2	Hold Mode	7
2.3	Write Protection Mode	7
3	Commands Description	8
4	Write Operations	9
5	Feature Operations	10
6	Read Operations	11
6.1	Read ID (9FH)	11
6.2	Page Read (13H)	12
6.3	Read from Cache x1 IO (03H/0BH).....	13
6.4	Read from Cache x2 IO (3BH)	14
6.5	Read from Cache x4 IO (6BH)	15
6.6	Read from Cache Dual IO (BBH)	16
6.7	Read from Cache Quad IO (EBH).....	17
7	Program Operations	18
7.1	Program Load (PL) (02H).....	19
7.2	Program Load x4 IO (PL x4) (32H)	20
7.3	Program Execute (PE) (10H)	21
8	Internal Data Move	22
8.1	Program Load Random Data (84H)	22
8.2	Program Load Random Data x4 (C4H/34H)	23
8.3	Program Load Random Data Quad IO (72H).....	24
9	Erase Operation- Block Erase (D8H)	25
10	Reset Operation - Reset (FFH)	26
11	One-Time Programmable (OTP) Function	27
11.1	OTP Definition	27
11.2	Parameter Page Definition	27
11.3	Protect OTP region.....	27
12	Block Protection	29
13	Status Register	30
14	Block Management	31
15	Power-On Process	32
16	Electrical Characteristics	33
17	Part Name Description.....	36
18	Package Outline Information	37
19	Ordering Information	38
20	Revision History.....	38

List of Figures

Figure 1-1. Functional Block Diagram	2
Figure 1-2. Memory Mapping Diagram for 2176 Page size	3
Figure 1-3. Pin Assignments	5
Figure 2-1. Timing Diagram of SPI Modes	6
Figure 2-2. Hold Condition Diagram	7
Figure 3-1. Write Enable (06H) Sequence Diagram	9
Figure 3-2. Write Disable (04H) Sequence Diagram	9
Figure 5-1. Get Feature (0FH) Sequence Diagram	10
Figure 5-2. Set Feature (1FH) Sequence Diagram	10
Figure 6-1. Read ID (9FH) Sequence Diagram	11
Figure 6-2. Page Read to Cache (13H) Sequence Diagram	12
Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram	13
Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram	14
Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram	15
Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram	16
Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram	17
Figure 7-1. Program Load (02H) Sequence Diagram	19
Figure 7-2. Program Load x4 IO (32H) Sequence Diagram	20
Figure 7-3. Program Execute (10H) Sequence Diagram	21
Figure 8-1. Program Load Random Data (84H) Sequence Diagram	22
Figure 8-2. Program Load Random Data x4 (C4H/34H) Sequence Diagram	23
Figure 8-3. Program Load Random Data Quad IO (72H) Sequence Diagram	24
Figure 9-1. Block Erase (D8H) Sequence Diagram	25
Figure 10-1. Reset (FFH) Sequence Diagram	26
Figure 15-1. Power on Timing Sequence	32
Figure 16-1. Serial Input Timing	35
Figure 16-2. Serial Output Timing	35
Figure 16-3. Hold# Timing	35
Figure 16-4. WP# Timing	35
Figure 18-1. LGA (8 x 6 x 0.8mm) Package Outline Drawing Information	37

List of Tables

Table 1-1. Product Information	1
Table 1-2. ECC Protection and Spare Areafor Page size[2048 + 128 bytes]	4
Table 1-3. Pin Descriptions	5
Table 3-1. SPI NAND Command Set	8
Table 5-1. Feature Register Table	10
Table 6-1. ID Definition Table	11
Table 6-2. 24-bits of Row Address	12
Table 11-1. OTP State	27
Table 11-2. Parameter Page Data Structure	28
Table 12-1. Block Protection Bits Table	29
Table 13-1. Status Register Bit Description	30
Table 14-1. Valid Block Information	31
Table 15-1. Power-On Timing and Write Inhibit Threshold.....	32
Table 16-1. SPI NAND DC Characteristics	33
Table 16-2. Capacitance Characteristics	33
Table 16-3. AC Time Characteristics	34
Table 16-4. Performance and timing	34

1 Introduction

1.1 Features

- ◆ **Single-Level Cell (SLC) NAND Flash**
- ◆ **Operating Voltage Support**
 - VCC: 3.3V (2.7V to 3.6V)
- ◆ **Clock Frequency**
 - Up to 104MHz
- ◆ **Standard, Dual and Quad SPI**
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
- ◆ **ECC Protection**
 - 8bit ECC for each 512bytes + 32bytes
- ◆ **Package (Pb Free and Halogen Free)**
 - 8-pin LGA-8 (8 x 6 x 0.8mm)
- ◆ **Advanced Feature**
 - Factory good block0~511
- ◆ **OTP Protection**
 - 8 pages one time programmable
- ◆ **Performance (Typical)**
 - Page Program Time: 360us
 - Page Read Time: 150us
 - Block Erase Time: 3ms
- ◆ **Operating Current (Typical)**
 - Read Operation Current: 25mA
 - Program Operation Current: 25mA
 - Erase Operation Current: 30mA
 - Standby current: 65uA
- ◆ **Endurance**
 - P/E cycles: 60,000 cycles
- ◆ **Data Retention**
 - 10/years
- ◆ **Temperature**
 - Operating Temperature: -40°C to +85°C
 - Storage Temperature: -65°C to +150°C

Table 1-1. Product Information

Part Number	Density	VCC	ECC	Page Size	Page Number	Block Number	Package
DM6F001GUPIY	1Gbits	3.3V	8bit	2048+128 Bytes	64 Pages	1024 Blocks	LGA-8
DM6F002GUPIY	2Gbits	3.3V	8bit	2048+128 Bytes	64 Pages	2048 Blocks	LGA-8

1.2 General Description

SPI (Serial Peripheral Interface) NAND provides a low cost and low pin count solution to alternate SPI-NOR in high density non-volatile memory storage solution for embedded systems.

SPI NAND is a flash memory device with SLC NAND of the standard parallel NAND. The serial electrical interface follows the industry-standard serial peripheral interface. The command sets are similar to SPI-NOR command sets. Some modifications have been made for handling NAND-specific functions. Besides, new features are added to extend applications. The SPI NAND has 8 pin counts in total, including six signal lines plus VCC and GND. The density is 1Gbit through 2Gbit.

Each block of the serial NAND is subdivided into 64 programmable pages. Each page consists of a data storage region and a spare area. The data storage region is used to store user-programmed data and the spare area is typically used for memory management and error correction functions.




Figure 1-1. Functional Block Diagram

1.3 Memory Mapping Diagram




Figure 1-2. Memory Mapping Diagram for 2176 Page size

Notes:

1. CA: Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are "out of bounds" do not exist in the device, and cannot be addressed.
2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<16:6> selects a block.
3. Reference the Table 6-2 and the Table 6-3.
4. N represents the number of blocks.

1.4 ECC Protection and Spare Area

Table 1-2. ECC Protection and Spare Area for Page size [2048 + 128 bytes]

Start Address	End Address	ECC Protected	Area	Description
000h	1FFh	Yes	Main Area 0	User data 0
200h	3FFh	Yes	Main Area 1	User data 1
400h	5FFh	Yes	Main Area 2	User data 2
600h	7FFh	Yes	Main Area 3	User data 3
800h	80Fh	Yes	Spare Area 0	User Meta data 0
810h	81Fh	Yes	Spare Area 1	User Meta data 1
820h	82Fh	Yes	Spare Area 2	User Meta data 2
830h	83Fh	Yes	Spare Area 3	User Meta data 3
840h	84Fh	Yes	Spare Area 4	Internal ECC parity area 0
850h	85Fh	Yes	Spare Area 5	Internal ECC parity area 1
860h	86Fh	Yes	Spare Area 6	Internal ECC parity area 2
870h	87Fh	Yes	Spare Area 7	Internal ECC parity area 3

Notes:

1. When ECC is enabled, the internal ECC parity area only can be read.

1.5 Pin Configuration




Figure 1-3. Pin Assignments

Table 1-3. Pin Descriptions

Pin Name	Type	Description
CS#	Input	Chip Select
SCLK	Input	Serial Clock
SI/SIO0	I/O	Serial Data Input / Serial Data IO0
SO/SIO1	I/O	Serial Data Output / Serial Data IO1
WP#/SIO2	I/O	Write Protect / Serial Data IO2
Hold#/SIO3	I/O	Hold / Serial Data IO3
VCC	Supply	Power Supply
VSS	Ground	Ground

2 Device Operation

2.1 SPI Mode

SPI NAND supports two SPI modes:

- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched in on the rising edge of SCLK and output data is available on the falling edge of SCLK for both mode 0 and mode 3. The timing diagrams shown in this data sheet are mode 0.




Figure 2-1. Timing Diagram of SPI Modes

Note:

1. SCLK provides interface timing for SPI NAND. Address, data and commands are latched on the rising edge of SCLK. Data is placed on SO at the falling edge of SCLK.
2. When CS# is 0, the device is placed in active mode. When CS# goes 1, the device is placed in inactive mode and SO is High-Z.

2.1.1 Standard SPI

Standard serial peripheral interface on four signals bus: System Clock (SCLK), Chip Select (CS#), Serial Data In (SI) and Serial Data Out (SO).

2.1.2 Dual SPI

The device supports dual SPI operation with x2 and dual IO commands. These commands allow data to be transferred to or from the device at two times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1.

2.1.3 Quad SPI

The device supports the x4 and Quad commands operation. These commands allow data to be transferred to or from the device at four times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1. The WP# and the HOLD# pins become SIO2 and SIO3. Once use the Quad SPI Mode, the Quad Enable (QE) bit of OTP register (B0[0]) must be set to 1^[1].

[1] Reference the Table 3-1 and the Table 5-1.

2.2 Hold Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of writing status register, programming or erasing in progress.




Figure 2-2. Hold Condition Diagram

Note:

Hold mode starts at the falling edge of HOLD# provided SCLK is also LOW. When SCLK is HIGH and HOLD# goes LOW, hold mode begins after the next falling edge of SCLK.

2.3 Write Protection Mode

Write protect (WP#) provides hardware protection mode. The WP# prevents the block lock bits (BP0, BP1, BP2, BP3, and TB) from being overwritten. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits cannot be altered.

3 Commands Description

Table 3-1. SPI NAND Command Set

Command	Op Code	2 nd Byte	3 rd Byte	4 th Byte	5 th Byte	6 th Byte	N th Byte
Write Disable	04H	-	-	-	-	-	-
Write Enable	06H	-	-	-	-	-	-
Block Erase (Block size)	D8H ⁽³⁾	A23-A16	A15-A8	A7-A0	-	-	-
Program Load	02H	A15-A8	A7-A0	D7-D0	Next data	Next data	-
Program Load x4 IO	32H	A15-A8	A7-A0	(D7-D0)x4	Next data	Next data	-
Program Execute	10H ⁽³⁾	A23-A16	A15-A8	A7-A0	-	-	-
Program Load Random Data	84H ⁽¹⁾	A15-A8	A7-A0	D7-D0	Next data	Next data	-
Program Load Random Data x4 IO	C4H/34H ⁽¹⁾	A15-A8	A7-A0	(D7-D0)x4	Next data	Next data	-
Program Load Random Data Quad IO	72H ⁽¹⁾⁽²⁾	A15-A0	(D7-D0)x4	Next data	Next data	Next data	-
Page Read (to Cache)	13H ⁽³⁾	A23-A16	A15-A8	A7-A0	-	-	-
Read from Cache x1 IO	03H/0BH	A15-A8	A7-A0	Dummy	D7-D0	Next data	-
Read from Cache x2 IO	3BH	A15-A8	A7-A0	Dummy	(D7-D0)x2	Next data	-
Read from Cache x4 IO	6BH	A15-A8	A7-A0	Dummy	(D7-D0)x4	Next data	-
Read from Cache Dual IO	BBH	A15-A0	Dummy	(D7-D0)x2	Next data	Next data	-
Read from Cache Quad IO	EBH ⁽²⁾	A15-A0	Dummy	(D7-D0)x4	Next data	Next data	-
Read ID	9FH ⁽³⁾	A7-A0	MID	DID	DID	-	-
Reset	FFH	-	-	-	-	-	-
Get Feature	0FH ⁽³⁾	A7-A0	D7-D0	-	-	-	-
Set Feature	1FH ⁽³⁾	A7-A0	D7-D0	-	-	-	-

Note

1. These commands are only available in Internal Data Move operation.
2. Quad Enable (QE) bit needs to be set to 1 when these commands are issued.
3. If QE = 1, do not make HOLD#/SIO3 = 0, when these commands are issued

4 Write Operations

The WRITE ENABLE (WREN, 06H) command is for setting the Write Enable Latch (WEL) bit.
The WRITE DISABLE (WRDI, 04H) command is for clearing the WEL bit.

As with any command that changes the memory contents, the WRITE ENABLE command must be executed at first in order to set the WEL bit to 1. For more information, please refer to the Page Read operation sequence, PAGE PROGRAM operation sequence, Internal Data Move operation sequence, BLOCK ERASE operation sequence and OTP operation sequence.




Figure 3-1. Write Enable (06H) Sequence Diagram




Figure 3-2. Write Disable (04H) Sequence Diagram

5 Feature Operations

The GET FEATURE (0FH) and SET FEATURE (1FH) commands are used to monitor the device status and alter the device behavior.





Figure 5-1. Get Feature (0FH) Sequence Diagram



Notes : If the status OIP = 1, the 'Set Feature (1FH)' command will be disable

Figure 5-2. Set Feature (1FH) Sequence Diagram

Table 5-1. Feature Register Table

Register	Address	Data Bits							
		7	6	5	4	3	2	1	0
Block Lock	A0H	BRWD ^(R/W)	BP3 ^(R/W)	BP2 ^(R/W)	BP1 ^(R/W)	BP0 ^(R/W)	TB ^(R/W)	Reserved	Reserved
OTP	B0H	OTP_PRT ^(R)	OTP_EN ^(R/W)	Reserved	ECC_EN ^(R/W)	Reserved	Reserved	Reserved	QE ^(R/W)
Status	C0H	Reserved	Reserved	ECSS1 ^(R)	ECSS0 ^(R)	P_FAIL ^(R)	E_FAIL ^(R)	WEL ^(R)	OIP ^(R)

Note:

1. (R/W) : This bit can be read & programmed.
2. (R) : This bit only can be read.
3. Reserved : Default value 0h.
4. The ECC status of register C0H will be cleared when ECC is disabled.
5. The default value of feature register is A0H=0x7C , B0H=0x10 , C0H=0x00.

6 Read Operations

6.1 Read ID (9FH)

The Read ID command is used to identify the SPI NAND. The Read ID command outputs the manufacturer ID with address byte 00H and outputs the device ID when address byte is 01H. If the SCLK keeps outputting, the SO will repeatedly output the MID/DID.




Figure 6-1. Read ID (9FH) Sequence Diagram

Table 6-1. ID Definition Table

Part number	Manufacturer ID	Device ID 0	Device ID 1
DM6F001GUPIY	A1h	1Fh	01h
DM6F002GUPIY		1Fh	02h

6.2 Page Read (13H)

The Page Read (13H) command transfers the data from the NAND array to the cache memory. The command sequence is described as follows:

- I. 13H (Page Read to Cache)
- II. 0FH (GET FEATURE command to read the status)
- III. Read from Cache memory
 - 03H or 0BH (Read from Cache x1 IO) / 3BH (Read from Cache x2 IO) / 6BH (Read from Cache x4 IO)
 - BBH (Read from Cache Dual IO) / EBH (Read from Cache Quad IO)

The Page Read command requires a 24-bit of row address consisting of dummy bits and block/page address bits. After the block/page addresses are registered, the device starts transferring from the main array to the cache register, and is busy for tRD time. During the busy time, the GET FEATURE command needs to be issued to monitor the status of Page Read. After finishing the Page Read successfully, the OIP bit in status register (C0H) will be set to 0. Then the Read from Cache command can be issued in order to read the data out of the cache.

The Read from Cache command requires 16 bits of column address. The number of bits of column address depends on the page size in different flash. Refer to Section 1.3 Memory Mapping Map

Table 6-2. 24-bits of Row Address

Row Address	24-bits of Row Address		
Block	Dummy Bits	Address bits for Block	Address bits for Page
2048	RA<23:17> ⁽¹⁾	RA<16:6>	RA<5:0>
1024	RA<23:16> ⁽¹⁾	RA<15:6>	RA<5:0>

The waveform of Page Read to Cache (13H) is shown as follows:




Figure 6-2. Page Read to Cache (13H) Sequence Diagram

6.3 Read from Cache x1 IO (03H/0BH)

The Read from Cache x1 IO (03H/0BH) consists of an OP code followed by 16-bit column address. The column address is composed of wrap bits and column address bits. Refer the Read from Cache x1 IO sequence diagram as follows:




Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram

6.4 Read from Cache x2 IO (3BH)

The Read from Cache x2 IO (3BH) command is similar to the Read from Cache x1 IO (03H/0BH) but the command uses two pins to output data. The data output pins include the SI (SIO0) and the SO (SIO1). The Read from Cache x2 IO (3BH) sequence diagram is shown as follows:




Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram

6.5 Read from Cache x4 IO (6BH)

The Read from Cache x4 IO (6BH) command is similar to the Read from Cache x1 IO (03H/0BH) and the Read from Cache x2 IO (3BH) but the command uses four pins to output data. The four pins include the SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Read from Cache x4 IO (6BH) sequence diagram is shown as follows:




Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram

6.6 Read from Cache Dual IO (BBH)

The Read from Cache Dual IO command (BBH) is similar to the Read from Cache x2 IO command (3BH) and uses both of SI (SIO0) and SO (SIO1) as input bin. Each bit in 16-bit column address and the followed dummy byte will be latched in during the falling edge of SCLK, then the cache contents will be shifted out 2-bit in a clock cycle through the SI (SIO0) and the SO (SIO1).




Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram

6.7 Read from Cache Quad IO (EBH)

The Read from Cache Quad IO (EBH) command is similar to the Read from Cache x4 IO (6BH) command and has 4 input pins which are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). Each bit in 16-bit column address and the followed dummy byte will be latched in during the raising edge of SCLK through these four input pins, and then the cache contents will be shifted out 4-bit in a clock cycle through SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Quad Enable bit (QE) of OTP register (B0[0]) must be set to enable the Read from Cache Quad IO (EBH) command.




Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram

7 Program Operations

The PAGE PROGRAM sequence transfers the data from the host to NAND flash array through cache memory. The operation sequence programs the first byte to last byte of data within a page. If page size is not enough, those additional bytes will be ignored by the cache memory. The PAGE PROGRAM sequence is as follows:

- I. 06H (WRITE ENABLE when WEL bit is 0)
- II. PROGRAM LOAD
- 02H (PROGRAM LOAD) / 32H (PROGRAM LOAD x4)
- III. 10H (PROGRAM EXECUTE)
- IV. 0FH (GET FEATURE command to read the status)

At first, the WRITE ENABLE (06H) command is used to set the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to issuing a program execute (10h). The PROGRAM LOAD (02H/32H) command is issued then and the PROGRAM LOAD command can only be issued one time in a PAGE PROGRAM sequence. Secondly, the PROGRAM EXECUTE (10H) command is issued to program the data into the page. During the busy time, the GET FEATURE command needs to be issued to monitor the status of PAGE PROGRAM. After finishing the PAGE PROGRAM successfully, the OIP and WEL bit in status register (C0H) will be set to 0.

7.1 Program Load (PL) (02H)

The program loading instruction enables users to transmit entire data pages to the controller via the SPI interface. The data is temporarily stored in cache registers and can be partially modified at specific locations using 84H/C4H/34H/72H addresses until a program execution command is issued.




Figure 7-1. Program Load (02H) Sequence Diagram

7.2 Program Load x4 IO (PL x4) (32H)

The PROGRAM LOAD x4 IO (32H) command is similar to the PROGRAM LOAD (02H) command and uses four input pins to transfer data in. The four input pins are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Quad Enable bit (QE) of OTP register (B0[0]) must be set to enable the PROGRAM LOAD x4 IO (32H) command. The command sequence is shown as follows:




Figure 7-2. Program Load x4 IO (32H) Sequence Diagram

7.3 Program Execute (PE) (10H)

PROGRAM EXECUTE (10H) command must be issued after the data is loaded and the WEL bit is set to HIGH. The PROGRAM EXECUTE (10H) command will transfer data from the cache to the main array. The PROGRAM EXECUTE (10H) consists of an 8-bit Op code, followed by a 24-bit address which including dummy bits and page/block address. This operation needs to wait the busy time. The OIP bit in status register (C0H) will be HIGH until controller finishes the program. The P_FAIL bit in status register (C0H) will be set HIGH if program fail.




Figure 7-3. Program Execute (10H) Sequence Diagram

8 Internal Data Move

The Internal Data Move sequence programs or replaces data in a page with existing data. The Internal Data Move operation sequence is as follows:

- I. 13H (Page Read to cache)
- II. 0FH (GET FEATURE command to read the status).
- III. Optional 84H/C4H/34H/72H (PROGRAM LOAD RANDOM DATA. The command of Program load random data can be operated several times in this step.)
- IV. 06H (WRITE ENABLE)
- V. 10H (PROGRAM EXECUTE)
- VI. 0FH (GET FEATURE command to read the status)

8.1 Program Load Random Data (84H)

Program Load Random Data (84H) command consists of an OP code, followed by 16 bit column address which includes dummy bits and column address bits. This command can only be used in Internal Data Move sequence.




Figure 8-1. Program Load Random Data (84H) Sequence Diagram

8.2 Program Load Random Data x4 (C4H/34H)

The Program Load Random Data x4 (C4H/34H) command is similar to the Program Load Random Data Command (84H) and has four input pins. The four input pins are SI(SIO0), SO(SIO1), WP#(SIO2) and HOLD#(SIO3). The Quad Enable bit needs to be set before the Program Load Random Data x4 command be used. The command is only available during the Internal Data Move sequence.




Figure 8-2. Program Load Random Data x4 (C4H/34H) Sequence Diagram

8.3 Program Load Random Data Quad IO (72H)

The Program Load Random Data Quad IO (72H) is similar to the Program Load Random Data x4 (C4H/34H) command and has 4 input pins: SI(SIO0), SO(SIO1), WP#(SIO2) and HOLD#(SIO3). The Quad Enable (QE) bit in feature register (B0[0]) needs to be set to 1 for the Program Load Random Data Quad IO command. This command is only available during Internal Data Move sequence.




Figure 8-3. Program Load Random Data Quad IO (72H) Sequence Diagram

9 Erase Operation- Block Erase (D8H)

The BLOCK ERASE (D8H) command is used to erase at block level. The command sequence for BLOCK ERASE operation is as follows:

- I. 06H (WRITE ENABLE command)
- II. D8H (BLOCK ERASE command)
- III. 0FH (GET FEATURE command to read the status register)

Erase Operation sequence starts from a WRITE ENABLE (06H) command to set WEL bit to 1. After executing the WRITE ENABLE command, BLOCK ERASE (D8H) command can be issued. BLOCK ERASE (D8H) requires a 24-bit address which consists of dummy bits and row address (page address in row address will be ignored automatically). Issue the GET FEATURE (0FH) command to monitor the erase operation after issuing the BLOCK ERASE. The E_FAIL bit in status register can reflect whether the block be erased successfully or not.




Figure 9-1. Block Erase (D8H) Sequence Diagram

10 Reset Operation - Reset (FFH)

The RESET (FFH) command stops all operations. For example, the RESET command can stop the previous operation and the pending operations during a cache program or a cache read command.




Figure 10-1. Reset (FFH) Sequence Diagram

11 One-Time Programmable (OTP) Function

11.1 OTP Definition

The serial device offers a protected, One-Time Programmable NAND Flash memory area. 8 full pages are available on the device. Customers can use the OTP area as they prefer, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP_PRT is 0. To access the OTP feature, the user must set feature bits OTP_EN/OTP_PRT by SET FEATURES command. When the OTP is ready for access, only pages 02h~09H can be programmed in sequential order by PROGRAM LOAD (02H) and PROGRAM EXECUTE (10H) commands (when not yet protected), and read out by PAGE READ (13H) command and output data by READ from CACHE(03H/0BH/3BH/6BH/EBH).

When ECC is enabled, data written in the OTP area is ECC protected.

Table 11-1.OTP States

OTP_PRT	OTP_EN	State
x	0	Normal Operation
0	1	Access OTP region, read and program data
1	1	1. When the device power on state OTP_PRT is 0, user can set feature bit OTP_PRT and OTP_EN to 1, then issue PROGRAM EXECUTE (10H) to lock OTP, and after that OTP_PRT will permanently remain 1. 2. When the device power on state OTP_PRT is 1, user can only read the OTP region data.

Note: The OTP space cannot be erased and after it has been protected, it cannot be programmed again, please use this function carefully.

11.2 Access to OTP data

- I. Issue the SET FEATURES command (1FH)
- II. Set feature bit OTP_EN
- III. Issue the PAGE PROGRAM (only when OTP_PRT is 0) or PAGE READ command

11.3 Protect OTP region

Only when the following steps are completed, the OTP_PRT will be set and users can get this feature out with 0FH command.

- I. Issue the SET FEATURES command (1FH)
- II. Set feature bit OTP_EN and OTP_PRT
- III. 06H (WRITE ENABLE)
- IV. Issue the PROGRAM EXECUTE (10H) command

11.4 Parameter Page Definition

Table 11-2. Parameter Page Data Structure

Parameter Page Data Structure				
Address (DEC)	Description		Display	VALUE
0~3	Parameter page signature		ASCII	4Fh, 4Eh, 46h, 49h
4~5	ONFI Revision number		HEX	00h, 00h
6~7	Features supported		HEX	00h, 00h
8~31	Reserved (0)		HEX	ALL 00h
32~43	Device manufacturer (12 Bytes ASCII characters)		ASCII	44h 41h 4Dh 41h 59h 20h 20h 20h 20h 20h 20h 20h
44~63	Device model (20Bytes ASCII characters)	DM6F001GUPIY	ASCII	44h 4Dh 36h 46h 30h 30h 31h 47h 55h 50h 49h 59h 20h 20h 20h 20h 20h 20h 20h 20h
		DM6F002GUPIY		44h 4Dh 36h 46h 30h 30h 32h 47h 55h 50h 49h 59h 20h 20h 20h 20h 20h 20h 20h 20h
64	JEDEC manufacturer ID		HEX	A1h
65~66	Date code		HEX	00h, 00h
67~79	Reserved (0)		HEX	ALL 00h
80~83	Number of data bytes per page		HEX	00h, 08h, 00h, 00h (Page size = 2048 bytes)
				00h, 10h, 00h, 00h (Page size = 4096 bytes)
84~85	Number of spare bytes per page		HEX	40h, 00h (Spare 64)
				80h, 00h (Spare 128)
				00h, 01h (Spare 256)
86~89	Number of data bytes per partial page		HEX	00h, 00h, 00h, 00h
90~91	Number of spare bytes per partial page		HEX	00h, 00h
92~95	Number of pages per block		HEX	40h, 00h, 00h, 00h
96~99	Number of blocks per logical unit (LUN)		HEX	00h, 04h, 00h, 00h (Block=1024)
				00h, 08h, 00h, 00h (Block=2048)
				00h, 10h, 00h, 00h (Block=4096)
100	Number of logical units (LUNs)		HEX	01h
101	Number of address cycles		HEX	00h
102	Number of bits per cell		HEX	01h
103~104	Bad blocks maximum per LUN		HEX	14h, 00h (Block=1024)
				28h, 00h (Block=2048)
				50h, 00h (Block=4096)
105~106	Block endurance		HEX	06h, 04h
107	Guaranteed valid blocks at beginning of target		HEX	01h
108~109	Block endurance for guaranteed valid blocks		HEX	00h, 00h
110	Number of programs per page		HEX	01h
111	Partial programming attributes		HEX	00h
112	Number of bits ECC correctability		HEX	04h
				08h
113	Number of interleaved address bits		HEX	00h
114	Interleaved operation attributes		HEX	00h
115~127	Reserved (0)		HEX	ALL 00h
128	I/O pin capacitance		HEX	00h
129~130	Timing mode support		HEX	00h, 00h
131~132	Program cache timing mode support		HEX	00h, 00h
133~134	tPROG Maximum page program time (us)		HEX	BCh, 02h
135~136	tBERS Maximum block erase time (us)		HEX	B8h, 0Bh
137~138	tR Maximum page read time (us)		HEX	46h, 00h (Page size = 2048 bytes)
				8Ch, 00h (Page size = 4096 bytes)
139~140	tCCS Minimum change column setup time (ns)		HEX	00h, 00h
141~163	Reserved (0)		HEX	ALL 00h
164~165	Vendor specific Revision number		HEX	00h, 00h
166~253	Vendor specific		HEX	ALL 00h
254~255	Integrity CRC		HEX	(SEE THE NOTES 1)
256~511	Value of Address 0~255		HEX	Same as address 0~255
512~767	Value of Address 0~255		HEX	Same as address 0~255
768~1023	Value of Address 0~255		HEX	Same as address 0~255
1024+	Additional redundant parameter pages		HEX	ALL FFh

Note 1: (Source : ONFI_1.0_GOLD)

The CRC shall be calculated using the following 16-bit generator polynomial : $G(X) = X^{16} + X^{15} + X^2 + 1$

The CRC calculation covers all of data between byte 0 and byte 253 of the parameter page inclusive.

This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 4F4Eh before the calculation begins.

12 Block Protection

The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE commands. After power-up, the device is in the “locked” state, i.e., feature bits BP0, BP1, BP2, BP3 and TB are set to 1, BRWD is set to 0. Some block operations relating to the block protection are listed as follows:

- SET FEATURE command must be issued to alter the state of protection feature bit.
- When BRWD is set and WP# is LOW, none of the writable protection feature bits can be Changed.
- When a PROGRAM/ERASE command is issued to a locked block, status bit OIP in status register (C0H) remains 0. The status register (C0H) will return 08H when a PROGRAM command is issued to program a locked block. The status register (C0H) will return 04H when an ERASE command is issued to erase a locked block.
- When WP# is not LOW, user can issue SET FEATURE command and use the protection register (A0H) and the block protect bits table below to alter the protection rows.

Table 12-1. Block Protection Bits Table

STATUS REGISTER					MEMORY PROTECTION
TB	BP3	BP2	BP1	BP0	PROTECTED PORTION
X	0	0	0	0	NONE
0	0	0	0	1	Upper 1/512
0	0	0	1	0	Upper 1/256
0	0	0	1	1	Upper 1/128
0	0	1	0	0	Upper 1/64
0	0	1	0	1	Upper 1/32
0	0	1	1	0	Upper 1/16
0	0	1	1	1	Upper 1/8
0	1	0	0	0	Upper 1/4
0	1	0	0	1	Upper 1/2
1	0	0	0	1	Lower 1/512
1	0	0	1	0	Lower 1/256
1	0	0	1	1	Lower 1/128
1	0	1	0	0	Lower 1/64
1	0	1	0	1	Lower 1/32
1	0	1	1	0	Lower 1/16
1	0	1	1	1	Lower 1/8
1	1	0	0	0	Lower 1/4
1	1	0	0	1	Lower 1/2
X	1	0	1	X	ALL
X	1	1	X	X	ALL

13 Status Register

The content of status register can be read by issuing the GET FEATURE (0FH) command, followed by the status register address C0H. The meaning of each bit in status register is listed as follows:

Table 13-1. Status Register Bit Description

Bit	Name	Description
P_FAIL	Program Fail	This bit indicates that a program failure has occurred. It will also be set if the user attempts to program an invalid address or a protected region, including the OTP area. This bit is cleared during the PROGRAM EXECUTE command sequence or a RESET command.
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred. It will also be set if the user attempts to erase a locked region. This bit is cleared at the start of the BLOCK ERASE command sequence or the RESET command.
WEL	Write Enable Latch	This bit indicates that the current status of the write enable latch(WEL) and must be set (WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL = 0), by issuing the WRITE DISABLE command.
OIP	Operation In Progress	This bit is set when a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE or RESET command is executing, indicating the device is busy. When the bit is 0, the interface is in the ready state.
ECCS1, ECCS0	ECC Status	This bit provides ECC status as follows: 00b = No bit errors were detected 01b = bit error was detected and corrected 10b = bit error was detected and not corrected 11b = bit error was detected and corrected, error bit number = ECC max ECCS is set to 00b either following a RESET, or at the beginning of the READ. It is then updated after the device completes a valid operation. After power-on RESET, ECC status is set to reflect the contents of block 0, page 0.

Notes: The ECC status of register C0H will be cleared when ECC is disabled.

14 Block Management

A NAND Flash device is specified to have a minimum number of valid blocks of the total available blocks per die, which means the devices may have blocks that are invalid when shipped from the factory. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every location in the first page of each invalid block. It may not be possible to program every location in an invalid block with the bad-block mark but the first spare area location in each bad block is guaranteed to contain the bad-block mark. System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device.

Table 14-1. Valid Block Information

Total available blocks	1024	2048
Minimum number of valid blocks	1004	2008
The bad block mark	All 00h	

15 Power-On Process

When the chip reached the power on level, the internal power on reset signal will be released. The device can response host commands after tPUW. The host should issue GET FEATURE (0Fh). The device will use the OIP bit in the status register to inform the host that initialization in power-on process is completed. Setting OIP bit to 1 indicates that the device is still initializing. Setting the OIP bit to 0 indicates that the power on process is finished. If OIP bit is 1, the host will repeatedly issues GET FEATURE (0Fh) command to monitor the power-on process until the OIP bit is set to 0.




Figure15-1.Power on Timing Sequence

Table 15-1.Power-On Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
Vcc(min)		2.7		V
Vcc(max)			3.6	V
VWI	Write Inhibit Voltage		2.5	V
tVSL	Vcc(min) To CS# Low	1.5		ms
tPUW	Time Delay From VCC(WI) To Write Instruction	2.5		ms

16 Electrical Characteristics

Table 16-1. SPI NAND DC Characteristics

Symbol	Parameter	Test Condition	Min.	Typ	Max.	Unit.
ILI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
ICC1	Standby Current (CMOS) for 25°C	CS#=VCC, VIN=VCC or VSS		65		μA
ICC2	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 104MHz, Q=Open(*1,*2,*4 I/O)		25		mA
ICC3	Operating Current (Program)			25		mA
ICC4	Operating Current (Erase)			30		mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.8VCC		VCC+0.4	V
VOL	Output Low Voltage	IOL =1.6mA			0.4	V
VOH	Output High Voltage	IOH =-100μA	VCC-0.2			V

Note: Value guaranteed by design and/or characterization, not 100% tested in production

Table 16-2. Capacitance Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance			30	pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC			V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC			V	
	Output Timing Reference Voltage	0.5VCC			V	

Note: Value guaranteed by design and/or characterization, not 100% tested in production

Table 16-3. AC Time Characteristics (T_A = -40 ~ 85°C, C_L = 10pF)

Symbol	Parameter	3.3V		Unit.
		Min.	Max.	
FC1	Serial Clock Frequency		104	MHz
tCH	Serial Clock High Time	4		ns
tCL	Serial Clock Low Time	4		ns
tCLCH	Serial Clock Rise Time (Slew Rate)	0.2		V/ns
tCHCL	Serial Clock Fall Time (Slew Rate)	0.2		V/ns
tCHSH	CS# Active Hold Time	5		ns
tSHCH	CS# Not Active Setup Time	5		ns
tSLCH	CS# Active Setup Time	5		ns
tCHSL	CS# Not Active Hold Time	5		ns
tSHSL/tCS	CS# High Time	20		ns
tSHQZ	Output Disable Time		20	ns
tCLQX	Output Hold Time	2		ns
tDVCH	Data In Setup Time	2		ns
tCHDX	Data In Hold Time	2		ns
tHLCH	Hold# Low Setup Time (relative to Clock)	5		ns
tHHCH	Hold# High Setup Time (relative to Clock)	5		ns
tCHHL	Hold# High Hold Time (relative to Clock)	5		ns
tCHHH	Hold# Low Hold Time (relative to Clock)	5		ns
tHLQZ	Hold# Low To High-Z Output		15	ns
tHHQX	Hold# High To Low-Z Output		15	ns
tCLQV	Clock Low To Output Valid		9	ns
tWHSL	WP# Setup Time Before CS# Low	20		ns
tSHWL	WP# Hold Time After CS# High	100		ns
tHODLY	Clock High To Output Valid	2	7	ns

Note: Value guaranteed by design and/or characterization, not 100% tested in production

Table 16-4. Performance and timing

Symbol	Parameter	Min.	Typ.	Max.	Unit.
tRD	Read From Array		130		us
tRD_ECC	Read From Array with ECC		150		us
tPROG	Page Programming Time		350		us
tPROG_ECC	Page Programming Time with ECC		360		us
tBERS	Block Erase Time		3		ms
NOP	Number of partial programming operation supported			4	times




Figure 16-1. Serial Input Timing




Figure 16-2. Serial Output Timing




Figure 16-3. Hold# Timing






Figure 16-4. WP# Timing

17 PART NAME DESCRIPTION



18 Package Outline Information



Dimensions

Symbol		A	A1	c	b	D	E	e	L
Unit									
mm	Min	0.70	0.00	0.180	0.35	7.90	5.90	1.27	0.45
	Nom	0.75	0.02	0.203	0.40	8.00	6.00		0.50
	Max	0.80	0.05	0.250	0.45	8.10	6.10		0.55
Inch	Min	0.028	0	0.007	0.014	0.311	0.232	0.05	0.018
	Nom	0.030	0.001	0.008	0.016	0.315	0.236		0.020
	Max	0.032	0.002	0.010	0.018	0.319	0.240		0.022

Figure 18-1. LGA (8x 6 x 0.8mm) Package Outline Drawing Information

19 Ordering Information

Part Number	Density	Vcc	Package	Temperature Grade	Packing Type
DM6F001GUPIY	1Gbits	3V	LGA8 - 8x 6x 0.8mm	Industrial	Tray
DM6F002GUPIY	2Gbits	3V	LGA8 - 8x 6x 0.8mm	Industrial	Tray

20 Revision History

Version No	Description	Page Number	Date
2.0	Initial Release		2026-06-10